

Active quench and reset integrated circuit with novel hold-off time control logic for Geiger-mode avalanche photodiodes

Shijie Deng^{1,2} and Alan P. Morrison^{1,2,*}

¹Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland

²Photonics Centre, Tyndall National Institute, Cork, Ireland

*Corresponding author: a.morrison@ucc.ie

Received July 17, 2012; accepted July 30, 2012;

posted July 31, 2012 (Doc. ID 172584); published September 14, 2012

This Letter presents an active quench-and-reset circuit for Geiger-mode avalanche photodiodes (GM-APDs). The integrated circuit was fabricated using a conventional 0.35 μm complementary metal oxide semiconductor process. Experimental results show that the circuit is capable of linearly setting the hold-off time from several nanoseconds to microseconds with a resolution of 6.5 ns. This allows the selection of the optimal afterpulse-free hold-off time for the GM-APD via external digital inputs or additional signal processing circuitry. Moreover, this circuit resets the APD automatically following the end of the hold-off period, thus simplifying the control for the end user. Results also show that a minimum dead time of 28.4 ns is achieved, demonstrating a saturated photon-counting rate of 35.2 Mcounts/s. © 2012 Optical Society of America

OCIS codes: 040.1345, 040.5160.

Geiger-mode avalanche photodiodes (GM-APDs) are used in high-sensitivity, low-light sensing applications, particularly in applications where photon counting is necessary. In the Geiger-mode, the APD is biased above its breakdown voltage. When a photon is absorbed by the APD, an avalanche event is triggered and registered as a photon count. After every avalanche event, some residual charge is stored in traps in the APD. The release of this stored charge when the GM-APD is active may lead to an avalanche current correlated to a previous avalanche event, but not related to a new photon arrival. This unwanted source of noise is typically termed afterpulsing. The afterpulsing phenomenon can be minimized by allowing sufficient time for all trapped charge to dissipate before resetting the GM-APD. This is achieved using an appropriate control circuit that quenches the APD avalanche current by lowering the bias voltage below the breakdown voltage, holding the bias below breakdown for a period of time before resetting the device to its original bias voltage to await the next avalanche event. The period of time that the device is held below its breakdown voltage is known as the hold-off time. If the hold-off time is set too short, then afterpulsing will significantly affect the photon-counting statistics. If the hold-off time is too long, the counting rate will be limited. The hold-off time must be set appropriately for each individual GM-APD. The most popular method to set the hold-off time uses monostables [1,2]. Although monostables offer a wide range of hold-off times (from nanoseconds to microseconds), it is difficult to accurately adjust the hold-off time. In [3], the delay-line technique is used to set the hold-off time. This circuit consists of separate ramp voltage generators that create predefined pulse widths for setting the hold-off time. This technique makes it easier to select an appropriate hold-off time, but it uses several capacitors, which leads to an increased layout area. In addition, there are only a finite number of hold-off times available, thus requiring an increased layout area to obtain additional hold-off times. An additional

limitation in all the techniques discussed here is the requirement for a second monostable or pulse generator to reset the APD, which adds further complexity to the control circuit.

An accurate hold-off time control circuit, an active-and improved-quench-and-reset integrated circuit (AQR-IC), was designed, simulated and described in [4]. In this design, a ring oscillator replaces the external clock described to simplify end-user control. A counter in the circuit is clocked by the ring oscillator after sensing the avalanche event. The hold-off time can be controlled linearly using this counter. This circuit was fabricated using an Austria Microsystems (AMS) 0.35 μm CMOS process and tested with a planar silicon GM-APD having a 27 V breakdown voltage [5–7]. Experimental results of the fabricated chip show that the circuit is capable of linearly setting the hold-off time from several nanoseconds to microseconds with a setting step of ≈ 6.5 ns. This circuit is also designed to reset the APD automatically at the end of the hold-off period without the need for another monostable or pulse generator. A minimum dead time of 28.4 ns is measured, enabling a saturated photon-counting rate of 35.2 Mcounts/s with this AQR-IC.

Figure 1 shows the block diagram of the proposed circuit. The inverting input of the comparator is connected to the cathode of the APD, which is biased at a voltage determined by V_{dd} and $-V_{\text{low}}$. A comparator is used to sense the avalanche current at the cathode of the APD. One PMOS and one NMOS transistor are used as the switches for quenching or resetting the APD. A ring oscillator is used to generate clock pulses during the hold-off period and a counter is used to count the clock pulses to adjust the hold-off time.

Initially, both PMOS and NMOS transistors are turned off when there is no avalanche current, compo is low, the ring oscillator is inactive and the 8 bit counter is reset to 0 (“00000000”). When an avalanche event occurs, current flows through the sensing resistor R_s and a voltage drop occurs at the cathode of the APD. The comparator senses




Fig. 1. (Color online) Block diagram of the fabricated active quench and reset circuit.

the voltage drop and compo goes from low to high. Q_p goes high to turn on the NMOS transistor and the cathode of the APD is connected to GND for quenching. Meanwhile, the ring oscillator is active and providing the clock to the counter.

The counter used here is an 8-bit synchronous binary counter consisting of 8 J-K flip-flops with the clock signal connected to the clock input of every flip-flop and the J and K inputs tied together as in Fig. 2. The J and K inputs of the first flip-flop are connected to V_{dd} , and the J and K inputs of the other flip-flops are connected to the output Q of each front end. When the reset signal compo is high, the clocks from the ring oscillator are active and the counter counts upward from 0 ("00000000") to 255 ("11111111"). Each output of the counter is connected to one input of an XNOR gate. The other input of the XNOR is connected to an external input (controlled by end user). When the outputs of the counter equal the external inputs, all the outputs of the XNOR gates go to logic "1" (high). Then R_n goes low, which makes Q_p go low to stop the hold-off process and turn on the PMOS transistor, thereby resetting the APD (buffers are used here to make sure the reset process starts after the hold-off process is finished). At this time, Node A goes low to block the clock from the ring oscillator to the counter and the counter is stopped. This makes R_n remain low for resetting. When the cathode of the APD is reset back

to V_{dd} , compo is low, the ring oscillator is inactive and the counter is reset to 0 ("00000000"). Now, because the outputs of the counter do not match the external inputs, R_n goes high and the PMOS transistor is turned off to complete the reset process. The APD is then ready to detect the next photon. By setting the external inputs, the counting number can be determined and the hold-off time can be altered. The hold-off time setting step is decided by the counting speed, which depends on the number of stages of the ring oscillator. A 41-stage ring oscillator occupying approximate 25% of the IC core,




Fig. 2. Schematic of the 8-bit synchronous binary counter.




Fig. 3. (Color online) Photograph of the fabricated chip.






Fig. 4. (Color online) (a) Quenching pulse (Q_p) and APD's cathode voltage ($V_{cathode}$) with a hold-off time of 190 ns (00011101) and (b) $V_{cathode}$ with hold-off time = 326 ns (00110010); (c) $V_{cathode}$ with hold-off time = 1.18 μ s (10110101).




Fig. 5. (Color online) External input codes versus hold-off time.




Fig. 6. (Color online) Plot of V_{cathode} for saturated count rate.

which is used here to give a stable setting step of around 6.5 ns for the hold-off time.

Figure 3 shows a photograph of the fabricated chip, the overall chip dimension is 1.7 mm $\times$ 1.4 mm, which mostly occupied by the bond pads and decoupling capacitors. The dimensions of the IC core are 260 μm $\times$ 150 μm .

For the measurements, the AQR-IC is connected to a 20 μm diameter circular GM-APD developed by the Photodetection and Imaging Group at University College Cork. The APD is biased at 30 V ($-V_{\text{low}} = 26.7$ V), which is around 3 V in excess of its breakdown voltage. In Fig. 4(a), the oscilloscope traces of the quenching pulse (Q_p) and the cathode voltage (V_{cathode}) are demonstrated with the hold-off time kept at 190 ns by setting Input 7 to Input 0 to 00011101. Figures 4(b) and 4(c) show the cathode voltage (V_{cathode}) of the APD with the hold-off times set to 326 ns and 1.18 μs . The results demonstrate the accurate control of the hold-off time using external switches.

Figure 5 shows the results of varying the external input codes versus the resultant hold-off time. It shows that when the input code increases from 1 (“00000001”) to 255 (“11111111”), the hold-off time linearly increases from several nanoseconds to more than 1.6 μs with a setting step of about 6.5 ns. In Fig. 6, a plot of V_{cathode} is shown with Input 7 to Input 0 set to 00000001. When saturating light is directed at the APD, this demonstrates the minimum dead time between adjacent avalanche events in the GM-APD. It can be seen that the minimum dead time is 28.4 ns, corresponding to a saturated count rate of 35.2 Mcounts/s with this AQR-IC.

In conclusion, we have described an active quench-and-reset IC for GM-APDs fabricated using a conventional CMOS process. The experimental results show the hold-off time can be linearly set from several nanoseconds to microseconds with a resolution of 6.5 ns. The optimal afterpulse-free hold-off time for any GM-APD can be easily set by an end user using the circuit’s digital inputs or via an additional signal processing circuit. A saturated photon-counting rate of 35.2 Mcounts/s is demonstrated from the measurement. The circuit uniquely incorporates a mechanism designed to reset the APD automatically at the end of the hold-off time, thereby simplifying the control for the end user.

This work was supported by Science Foundation Ireland under grant 07/SRC/I1173.

References

1. F. Zappa, A. Lotito, A. C. Giudice, S. Cova, and M. Ghioni, *IEEE J. Solid-St. Circ.* **38**, 1298 (2003).
2. R. Mita and G. Palumbo, *IEEE Trans. Instrum. Meas.* **57**, 543 (2008).
3. D. Cronin and A. P. Morrison, *IEEE J. Sel. Top. Quantum Electron.* **13**, 911 (2007).
4. S. Deng and A. P. Morrison, *19th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2012* (IEEE Computer Society, 2012), pp. 269–272.
5. D. M. Taylor, J. C. Jackson, A. P. Morrison, A. Mathewson, and J. G. Rarity, *J. Mod. Opt.* **51**, 1323 (2004).
6. J. C. Jackson, J. Donnelly, B. O’Neill, A. M. Kelleher, G. Healy, A. P. Morrison, and A. Mathewson, *Electron. Lett.* **39**, 735 (2003).
7. A. M. Moloney, A. P. Morrison, J. C. Jackson, A. Mathewson, J. Alderman, J. Donnelly, B. O’Neill, A. M. Kelleher, G. Healy, and P. J. Murphy, *Electron. Lett.* **39**, 391 (2003).