

A High-Efficiency Work-on-Demand SoC with a 0.9V/165 μ W MCU and Dual-Band RF for WBSN*

ZHANG Xiaoyu¹, JIANG Hanjun², CHENG Songyuan², ZHANG Lingwei², LI Fule²,
ZHANG Chun² and WANG Zhihua²

(1. Department of Electronic Engineering, Tsinghua University, Beijing 100084, China)

(2. Institute of Microelectronics, Tsinghua University, Beijing 100084, China)

Abstract — An SoC with a 0.9V/165 μ W MCU and dual-band RF is presented for Wireless body sensor networks (WBSN). The SoC contains a 403MHz transceiver and a 915MHz receiver, of which the 403MHz band is composed of a 200kbps FSK transmitter and a 64kbps OOK receiver, consuming 5.58mW and 3.13mW, respectively. The 915MHz receiver based on energy harvesting gives the SoC the unique high-efficiency work-on-demand capability, avoiding wasting energy during the idle-listening period. The power consumption of the integrated MCU is only 1/3 of the previous SoC designs in WBSN applications, implementing the on-demand MAC protocol with instant response, satisfying the requirements of medical WBSN applications.

Key words — Work on demand, Low power, SoC, Wireless body sensor networks (WBSN).

I. Introduction

Recently, the emerging Wireless body sensor networks (WBSN) become more and more attractive in pervasive healthcare and medical care applications such as vital signs monitoring, diagnose assistant, and drug delivery^[1-3].

A typical WBSN adopts single-hop star topology and master-slave protocol, containing a Base station (BS) and a set of implantable/wearable sensor nodes for various vital sign sensing. The sensor devices are placed around, on or in the human body. The sensor nodes play a more crucial role because they suffer from much more critical design constraints. Miniature and low power features are required to avoid harm to the human body, to achieve unobtrusive, minimal interventions and long lifetime, *etc.*

The sensor nodes are mainly designed for two purposes, health monitoring and basic medical treatment^[4]. The Monitoring function (MF) nodes are generally used for information acquisition, pre-processing, storage and transmission (maybe raw data without pre-processing); while the Treatment function (TF) nodes are used to deliver drug or output stimulus, *etc.* The major difference between the two types of nodes is:

MF requires “time-driven”, while TF prefers “event-driven”. It is important to find an efficient scheme and architecture for these nodes.

For communication links between the BS and the sensor nodes, the “idle-listening” operations consume the highest energy^[5]. However, for those WBSNs with only burst data link initiated by the BS side, the sensor nodes are required to work in the idle-listening mode for most of its lifetime. The idle-listening can be continuous or periodical. Continuous listening can guarantee that the sensor node responds to the BS promptly, namely “works on demand”, but is not energy efficiently. There always exists a tradeoff between low-power and instant response channel monitoring^[6] in common implementations, because in their half-duplex single-channel configuration, periodical listening can help to save power, but consequently lose the capability of instant network response. In this work, the sensor node architecture with a hybrid of passive/active RF transceivers is proposed to solve this problem. Each sensor node only needs an extra receiver for the simplex behavior (only listen function) in a “secondary” channel. By utilizing the passive RF module, the event-driven nodes do not need to consume battery energy in channel listening any more.

In this paper, a sensor node SoC with a 0.9V/165 μ W MCU and dual-band RF which is uniquely featured with continuous but high-efficient listening is presented. A power management module is designed to co-operate with the hybrid architecture of active/passive RFs. It contains several optional power-saving schemes, of which the highest saving method can shut down all the analog modules to eliminate quiescent current when needed. The digital core of the designed ASIC is mainly utilized to accomplish all the network protocols and MAC control for both primary/ secondary channels. Other Ultra-low-power (ULP) design techniques are utilized such that SoC represents state-of-the-art in terms of overall power consumption.

This paper is organized as follows. Section II reviews the fundamental concepts. Section III shows the proposed architecture. Section IV illustrates the implementations. Section

V gives the verification and test results.

II. Fundamental Concepts

As stated above, the hardware developed in this work is for the healthcare and medical care applications. This section discusses the basic requirements of medical WBSN.

1. Typical WBSN: BS & sensor nodes

Fig.1 shows some typical applications in WBSN. The architecture of WBSN is divided into two major parts: the BS and the sensor nodes. This topology brings low complexity and lower power consumption compared with complicated peer-to-peer self-organized network topologies. The sensor nodes are usually battery-powered, small encapsulated and low cost. The small size of sensor node also limits the battery volume, so low power techniques are adopted to prolong the battery lifetime, *e.g.* power gating, clock gating, voltage scaling, *etc.*




Fig. 1. System diagram of typical WBSN applications

At system level, there are 2 states for a certain sensor node: work and idle, as shown in Fig.2(a). In working state (T_{work}), the node is activated to perform data acquisition or transmission operations, etc. Fig.2(b) zooms in T_{work} duration. Each working phase requires different modules to be enabled. Fig.2(c) gives a more specific example of MCU: not all modules inside MCU are enabled after system activated, but only some interface controllers enabled in phase I, memory and ALU enabled in phase II, *etc.*




Fig. 2. (a) states; (b) work state; (c) MCU power of sensor nodes

2. MF and TF nodes

In WBSN, the MF nodes mainly work in a way of low duty cycle and act as “in-vivo information collector”, which normally work periodically to sense/communicate. (*e.g.* glucose detector activates every 5 min); TF nodes mainly feedback stimulus to the human body whenever it is necessary, *e.g.* insulin delivery operation occurs due to glycemia detected.

A possible procedure of a typical medical WBSN is:

- (1) MF nodes become activated after an idle interval, periodically.
- (2) Once MF nodes detected abnormality, emergency requests are transmitted up to the BS.

- (3) The BS wakes the relevant TF node up.
- (4) TF node performs operations requested by the BS.

Consequently, the time-driven schedules are qualified for MF nodes monitoring: only a timer is required during the idle intervals between consecutive working states.

However, TF nodes should be event-driven instead of time-driven because they hold in idle state for almost entire of life-time. The tradeoff between energy efficiency and response delay comes out if timing schedule adopted.

Thus in TF nodes, we need a “work-on-demand” method instead of channel listening periodically because the listening operations always consume too much extra energy. In order to shorten the response latency without sacrificing the energy efficiency, sensor node architecture with an independent secondary passive channel for “wake-up” has been proposed. The independent wakeup channel recovers the energy from the RF signal of the BS, and then arbitrates whether to start work, eliminating ineffective energy consumption.

III. Proposed Architecture

In the proposed architecture, a hybrid of active/passive RF is introduced. The benefits of “ultra-low-power” and “work-on-demand” are integrated smoothly by means of the secondary channel. Utilizing the passive RF which does NOT need to consume energy from local battery, the sensor nodes can “listen” passively in power-off mode of idle state with a much shorter response time, consuming almost zero idle power compared with traditional low-power ones.

1. System architecture

Fig.3 shows the architecture of the entire SoC. The SoC consists of 5 blocks: Power manager (PM), passive RF, active RF, digital core (including MCU, bootloader, memories) and sensor interfaces.




Fig. 3. Proposed system architecture of sensor nodes

In the SoC, the ULP MCU provides the functions of controlling and signal processing. The PM unit contains 3 programmable regulators (LDO’s) which convert the battery voltage into specified voltages (0.9V, 1.8V, *etc.*). An 8-bit 125kps ADC with the successive approximation structure^[7] is integrated. The 403MHz main transceiver with 200kbps TX and 64kbps RX is implemented to accomplish the burst data communication. Interfaces to other commercial transceiver parts are also provided to support WBSN’s in various frequency

envelope detector, clock generation and data recovery is designed to work at 915MHz ISM band. The OOK receiver is powered by a DC voltage provided by an integrated energy harvesting block^[13]. Note that in WBSN applications, the portable BS is usually powered by relatively larger batteries than sensor nodes. Thus with this SoC, when the sensor node works in the link-listening mode, only the energy harvesting circuitry and the OOK receiver are watching for the RF signal from the BS. The link-listening is continuous, and the SoC can achieve work-on-demand. A battery-powered LNA is optional to improve sensitivity of the OOK receiver. When the LNA is switched off, the OOK receiver does not consume any energy from the battery. The energy harvesting block can output a 1.2V supply with RF input down to -14dBm , and the OOK receiver consumes $<2.7\mu\text{A}$ generally, and $<20\mu\text{A}$ when the LNA is on.

The impedance of the antenna port is about $(18-j10)\Omega$ according to the measurement result from network analyzer. An L-shape matching network is added to match the 50Ω coaxial cable.

3. Transceiver

In typical WBSN applications, the data link speed is unequal in two directions. To optimize system power and simplify circuitry, the SoC has a 200kbps transmitter for the up-link and a 64kbps receiver for the down-link. Fig.6 shows the architecture of the 403MHz main transceiver.




Fig. 6. 403MHz band Transceiver for data link

The low-IF architecture is a more attractive choice than zero-IF, since it holds the potential for an area-efficient monolithic integration of the transceiver combined with low power consumption and high performance^[14]. Considering the receiver's factors such as $1/f$ noise, LO phase noise, power consumption, chip area and selectivity requirements, the IF-frequency of 2MHz was selected. A 6th order Chebyshev band-pass filter with a bandwidth of 1MHz was implemented for IF signal filtering.

A flexible and agile frequency synthesizer supporting narrow channel spacing and a high spectral purity is needed for the network. These requirements can be met with a fractional-N synthesizer^[15].

(1) Its high reference frequency helps to avoid stray power in the adjacent channels. Low close-in phase noise is also im-

portant to maximize adjacent channel rejection.

(2) The wide loop bandwidth synthesizer allows fast settling, short startup and RX/TX turnaround time.

(3) The closed-loop transmitter modulation scheme is power-efficient and offers a superior quality.

(4) The fine frequency resolution with the fractional-N synthesizer relaxes the accuracy requirements of crystal frequency, facilitating the integration of an AFC loop.

The transceiver contains a $\Sigma\Delta$ PLL as the frequency synthesizer with a center frequency at 403MHz nominally. The up-link data is directly modulated into the PLL loop by alternating the frequency divider ratio^[16]. The PLL consumes 2.5mA current from 1.8V supply with 200kbps data modulation. The PA following the PLL-based modulator can output up to -5dBm power with 0.61mA current consumption from 1.8V supply, which indicates a power efficiency of 29%. An OOK receiver with a raw BER of 10^{-3} and sensitivity of -85dBm has been implemented. After utilizing Reed-Solomon (31, 25) coding scheme and Automatic repeat-request (ARQ), the improved BER can reach 10^{-10} . The receiver provides a receiving speed from 20kbps to 64kbps, and it consumes 1.74mA current from 1.8V power supply maximally.

4. Digital core & sensor i/f

Fig.7 shows the architecture of the MCU. It contains a Wireless field-programming arbiter (WFPA), DMA controller, MAC, multi-purpose peripheral i/f, debug i/f and 6.6kB on-chip memory. With the WFPA, the sensor node can be reprogrammed remotely as needed, which gives the WBSN great convenience and flexibility.




Fig. 7. Digital core functional blocks

The high-efficiency DMA controller helps to improve the system energy efficiency, especially for the situations of mass data transferring and processing.

DMA controller accomplishes mass data accessing as:

- Tx data path for data communication, from data memory to RF MAC.

- Rx data path for command communication, from RF MAC to data memory.

- WFPA data path, from data memory to instruction memory.

Additionally, hardware MAC integrates channel encoding/decoding, scramble, Clock data recovery (CDR), and

frame control. Moreover, the multi-purpose peripheral interface supports Universal asynchronous/synchronous receiver & transmitter (USART), such as SPI, I²C, RS-232.

V. System Verification and Measured Results

The proposed WBSN sensor node verification has been validated in both FPGA and ASIC. An ARM7 board is utilized for the BS implementation.

In the FPGA verification, the digital core and PM are implemented in a Xilinx Virtex-4 test board. The peripheral active RF and the transducer for verification are proved to have correct behavior. Data received at the BS end are proved consistent with that collected from the sensor end.




Fig. 8. Micrograph of the SoC

Fig.8 shows the micrograph of the SoC implemented in a 0.18 μ m RFCMOS technology. The entire chip occupies a die area of 5.9mm², including the core circuitry and the pad frame. The digital core and the power manager take a scale of 51.2k equivalent gate count excluding memories. When powered by 0.9V power supply and clocked by a 13MHz clock, it can provide a mean throughput of 2.5Mbps with only 165 μ W power consumption. Its power consumption can be even lowered to 42 μ W under operation-idle conditions.

The test result of RF module is shown in Fig.9, which is captured from spectrum analyzer. The Fig.9(a) shows the PA output when the transceiver is sending “1” and the PA power control is maximum. The output power is -8 dBm with a frequency of 403MHz. The test result can reach -5 dBm with off-chip separate matching networks. The Fig.9(b) shows the phase noise of the VCO when only TX module is working and RX module is powered off. The phase noise is -75 dBc@100kHz, which is comparable to the simulation result -73 dBc@100kHz.




Fig. 9. Performance. (a) PA output spectrum; (b) TX phase noise

The overall performance of this SoC is summarized and compared to the results from Ref.[2] in Table 2. Though implemented in a more aged technology, the MCU in this work consumes much less power. The main transceiver in this work is comparable to the work in Ref.[2]. In the continuous link-listening mode, the unique passive receiver in this work makes the sensor node consume almost zero power, while a sensor node using SoC in Ref.[2] will consume at least 181J energy per day.

Table 2. Measured results

SoC		This work	Ref.[2]	
Technology		0.18 μ m CMOS	0.13 μ m CMOS	
Controller	Power supply	0.9V	1V	
	Power consumption	165 μ W@13MHz*	500 μ W@1MHz	
Passive Receiver	Frequency band	915MHz	Not available	
	Modulation type	OOK		
	Sensitivity	-14 dBm		
	Data Rate	25kbps		
Main Transceiver	Frequency band	403MHz	868/915MHz	
	modulation type	TX FSK, RX OOK	FSK	
	TX data rate	200kbps	50kbps	
	PA output power	-5 dBm**	-7 dBm	
	TX Power consumption	5.58mW ***	2.635mW	
	RX data rate	64kbps	50kbps	
	RX sensitivity	-85 dBm with 10^{-3} raw BER	-102 dBm with 10^{-3} raw BER	
	RX power consumption	3.13mW	2.09mW	
	Energy per day: cont-listening		0	181J

*tested in a typical flow with duty-cycle of 1:8.

**based on measured data and calculated by matched networks.

***includes 4.5mW for synthesizer.

Additional, when in power-off mode of idle state, The passive RF consumes only leakage current from the battery during idle state. So the quiescent power can be neglected compared with others when passively listening to the BS. However, due to the leakage current from level shifter between modules, little quiescent current still exists in the prototype SoC.

VI. Conclusion

This paper looks into the key issues in WBSN, discusses the application specific requirements, and implements an energy efficient SoC avoiding tradeoffs such as low-power and instant-response. Sensor node architecture with a hybrid of active/passive RFs has been proposed to satisfy the instant wakeup demand with no extra energy induced in. It is especially helpful for long-term idle and low duty cycle TF nodes in the medical WBSN. The prototype system has been verified in both FPGA and 0.18 μ m process silicon.

References

- [1] G.Z. Yang, *Body Sensor Networks*, Springer, London, 2006.
- [2] Alan C. Wong *et al.*, “A 1V, Micropower system-on-chip for vital-sign monitoring in wireless body sensor networks”, *ISSCC*, pp.138–139, Feb. 2008.
- [3] K. Yano *et al.*, “Life thermoscope: Integrated microelectronics for visualizing hidden life rhythm”, *ISSCC*, pp.138–139, Feb. 2008.
- [4] R. Dudde, T. Vering, “Advanced insulin infusion using a control loop (ADICOL) concept and realization of a control-loop application for the automated delivery of insulin”, *Proc of the 4th Annual IEEE Conf on Information Technology Applications in Biomedicine*, UK, 2003.
- [5] I. Demirko *et al.*, “MAC protocols for wireless sensor networks: a survey”, *IEEE Commun. Mag.*, Vol.44, No.4, pp.115–121, Apr. 2006.
- [6] D. Yun, S. Yoo *et al.*, “OD-MAC: An on-demand MAC protocol for body sensor networks based on IEEE 802.15.4”, *Proc. IEEE International Conference on Embedded and Real-Time Computing Systems and Applications*, 2008.
- [7] M. Elzakker *et al.*, “A 1.9 μ W 4.4fJ/conversion-step 10b 1MS/s charge-redistribution ADC”, *ISSCC*, pp.224–225, Feb. 2008.

- [8] Bluetooth SIG Inc., "Specification of the bluetooth system: Core", <http://www.bluetooth.org/>, 2001.
- [9] Zigbee Alliance, Zigbee Specification, Rev.r13 Dec. 2006.
- [10] P. Lin, C. Qiao, X. Wang, "Medium access control with a dynamic duty cycle for sensor networks", in *Wireless Communications and Networking Conference*, Vol.3, pp.1534–1539, Mar. 2004.
- [11] W. Ye, J. Heidemann, D. Estrin, "An energy-efficient MAC protocol for wireless sensor networks", *Proc. IEEE 21th Annual Joint Conference of the IEEE Computer and Communications Societies*, Vol.3, pp.1567–1576, 2002.
- [12] American National Standard of Accredited Standards Committee NCITS. NCITS 256-1999.
- [13] J.F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique", *IEEE Journal of Solid-State Circuits*, Vol.11, No.3, pp.374–378, June 1976.
- [14] J. Crols and M. Steyaert, "Low-IF topologies for high-performance analog front ends of fully integrated receivers", *IEEE Trans. Circuits Syst. II*, Vol.45, pp.269–282, Mar. 1998.
- [15] Philip Quinlan, Patrick Crowley, Miguel Chanca *et al.*, "A multimode 0.3-200-kb/s transceiver for the 433/868/915-MHz bands in 0.25- μm CMOS", *IEEE Journal of Solid-State Circuits*, Vol.39, No.12, Dec. 2004.
- [16] D.R. McMahon *et al.*, "A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated $\Sigma - \Delta$ frequency synthesizer", *IEEE J. Solid State Circuits*, Vol.37, No.1, pp.18–26, Jan. 2002.



ZHANG Xiaoyu received the B.S. degree from the Department of Electronic Engineering, Tsinghua University, Beijing, China, in 2004. He is currently working toward the Ph.D. degree at the Department of Electronic Engineering, Tsinghua University. His research interests include low-power digital VLSI and biomedical systems. (Email: zhangxiaoyu00@mails.tsinghua.edu.cn)



JIANG Hanjun received the B.E. degree in electronic engineering from Tsinghua University, Beijing, China, in 2001 and the Ph.D. degree in electrical engineering from Iowa State University, Ames, in 2005. From July 2005 to Dec. 2006, he was with Texas Instruments, Dallas. Now he is with Tsinghua University, where he is currently an Assistant Researcher. He has been working on high performance data

converter design and built-in self test, as well as integrated power

management. His current research interest is in the area of low-power mixed-signal circuit design and system level integration.



CHENG Songyuan received the B.S. degree from the Department of Micro&Nano Electronics, Tsinghua University, Beijing, China, in 2007. He is currently working toward the M.S. degree at the Institute of Microelectronics, Tsinghua University, Beijing, China. His research interests include low-power RF circuit.



ZHANG Lingwei received the B.S. degree from the Department of Micro&Nano Electronics, Tsinghua University, Beijing, China, in 2007. He is currently working toward the Ph.D. degree at the Institute of Microelectronics, Tsinghua University, Beijing, China. His research interests include low-power RF circuit.

LI Fule received the B.S. and M.S. degrees in electrical engineering from the University of Xidian in 1996, the Ph.D. degree in system and circuits from Tsinghua University, Beijing, in 2003 for work on high performance analog-to-digital converters. Now he is an associate professor in the Institute of Microelectronics of Tsinghua University, Beijing. His research interests include analog and mixed-signal IC design, especially the high performance data converter.

ZHANG Chun was born in China in 1972. He received the B.S. and Ph.D. degree in electronic engineering from Tsinghua University in 1995 and 2000, respectively. He is currently working in the Institute of Microelectronics, Tsinghua University. His research interests include signal processing, bioelectronics and CMOS RFIC.

WANG Zhihua received the B.S., M.S., and Ph.D. degrees in electronic engineering from Tsinghua University, Beijing, China, in 1983, 1985, and 1990, respectively. In 1983, he became a faculty member of Tsinghua University, where he has been a full Professor since 1997 and Deputy Director of Institute of Microelectronics since 2000. From 1992 to 1993, he was a visiting scholar at Carnegie Mellon University, USA. From 1993 to 1994, he was a visiting researcher at K.U. Leuven, Belgium. His current research mainly focuses on CMOS RFIC and biomedical applications. He has published over 180 papers and 3 books, and he holds 25 patents, with over 10 pending. Prof. Wang is one of the chief scientists of China Ministry of Science and Technology, and serves on the expert committee of the 863 Program in the area of information science and technologies.