A 50–60 V Class Ultralow Specific on-Resistance Trench Power MOSFET *

HU Sheng-Dong(胡盛东)^{1,2**}, ZHANG Ling(张玲)¹, CHEN Wen-Suo(陈文锁)², LUO Jun(罗俊)², TAN Kai-Zhou(谭开洲)², GAN Ping(甘平)¹, ZHU Zhi(朱志)¹, WU Xing-He(武星河)¹

 $\operatorname{KarZhou}(\mathbb{P}/\mathbb{M})$, $\operatorname{Kar}(\mathbb{P}/\mathbb{M})$, $\operatorname{Kar}(\mathbb{P}/\mathbb{M})$, $\operatorname{Kar}(\mathbb{K})$, $\operatorname{Kor}(\mathbb{K})$, $\operatorname{Kor}(\mathbb{K})$

¹College of Communication Engineering, Chongqing University, Chongqing 400044 ²No. 24 Research Institute, China Electronics Technology Group Corporation, Chongqing 400060

(Received 22 August 2012)

A 50–60 V class ultralow specific on-resistance $(R_{on,sp})$ trench power MOSFET is proposed. The structure is characterized by an n⁺-layer which is buried on the top surface of the p-substrate and connected to the drain n⁺-region. The low-resistance n⁺-layer shortens the motion-path in high-resistance n⁻ drift region for the carriers, and therefore, reduces the $R_{on,sp}$ in the on-state. Electrical characteristics for the proposed power MOSFET are analyzed and discussed. The 50–60 V class breakdown voltages (V_B) with $R_{on,sp}$ less than 0.35 m $\Omega \cdot cm^2$ are obtained. Compared with several power MOSFETs, the proposed power MOSFET has a significantly optimized dependence of $R_{on,sp}$ on V_B.

PACS: 85.30.De, 85.30.-Z, 85.30.Mn

DOI: 10.1088/0256-307X/29/12/128502

Because of its ease of integration, power metal oxide semiconductor field effect transistors (MOS-FETs) have been key components in power integrated circuits used in portable power management products. The long drift region in conventional lateral power MOSFETs limits the improvements of the specific on-resistance $(R_{\text{on,sp}})$, which results in a contradiction between the breakdown voltage $V_{\rm B}$ and the $R_{\rm on,sp}$. Power MOSFETs with trench-based technology have been shown to reduce $R_{\text{on,sp}}$ because of the reduced cell pitch, and therefore, is attracting increasing attention.^[1-3] Fujishima and Salama proposed a trench lateral power MOSFET with a trench bottom drain contact with the simulated performances of $V_{\rm B} = 80 \,\mathrm{V}$ and $R_{\rm on,sp} = 0.8 \,\mathrm{m}\Omega \cdot \mathrm{cm}^2$.^[4] In 2007, Varadarajan *et al.*^[5] introduced trench-gate into the conventional trench MOSFET and proposed a double-trench power MOSFET, which exhibited an $R_{\text{on,sp}}$ of $7 \,\mathrm{m}\Omega \cdot \mathrm{cm}^2$ with a $V_{\rm B}$ of 250 V, and almost meanwhile, 80 V class double-trench MOSFETs with a planar drain or a plug drain were studied by them.^[6-8] In 2011, Luo *et al.*^[9] introduced trench power MOSFETs into silicon-on-insulator substrates. Based on the previous investigation on high voltage power devices, [10-13] in this Letter a novel 50–60 V class trench power MOSFET with an ultralow $R_{\rm on,sp}$ is investigated. The mechanism of the proposed MOS-FET is discussed. Electrical characteristics for the device are analyzed and compared with several existing structures.

The proposed power MOSFET is shown in Fig. 1. There are two trenches in the device: an oxide-filled trench supporting almost all the lateral voltage whose length defines the drift region length, and a polysilicon-filled trench etched into the p-well to the $n^$ silicon layer which provides a vertical channel in the on-state. The most important characteristic of the MOSFET is the n⁺-layer buried on the top surface of the p-substrate which is connected to the drain n⁺region. For the conventional trench MOSFET in the on-state,^[5] the carriers flow along the lowly doped silicon (high-resistance) all around the trench. However, for the proposed structure as shown in Fig. 1, the lowly doped silicon is only under the source side because of the n⁺-layer (low-resistance) buried on the interface. That is to say, the motion-path of the carriers in the high-resistance silicon is shortened, and therefore, the $R_{\text{on,sp}}$ of the device is reduced. Only an additional process of n⁺-layer implantation is needed to form the proposed structure and the other fabrication processes are fully compatible with conventional trench technology. The proposed power MOSFET is simulated using the two-dimensional device simulator MEDICI.^[14] The structural parameters are shown in Table 1.

In the off-state (a positive voltage $V_{\rm ds}$ is applied to the drain while the source, gate and substrate are grounded), $V_{\rm B}$ of the MOSFET device is determined by the smaller value of vertical $V_{\rm B}~(V_{\rm B,V})$ and lateral $V_{\rm B}$ ($V_{B,L}$). Figure 2(a) shows the equipotential contours at breakdown for the proposed power MOS-FET with the structural parameters of $W_{\rm t} = 0.5 \,\mu{\rm m}$, $H_{\rm t} = 5 \,\mu{\rm m}$, and $N_n = 2 \times 10^{15} \,{\rm cm}^{-3}$. It can be seen that $V_{\rm B,V}$ is supported by a vertical ${\rm n}^+{\rm p}^-$ parallel plane junction (consisting of interface n^+ -layer and p⁻-substrate layer) just as the V_1 shown in Fig. 2(a). Figure 2(b) shows the vertical electric field distributions with different N_{sub} : the maximum electric fields become smaller with the decreasing $N_{\rm sub}$. However, the widths of depletion regions in the p⁻ substrate are extended, which lead to a $V_{\rm B,V}$ having nothing to do with N_{sub} . $V_{B,L}$ is determined by the relationship of $V_{B,L} = \min(V_2, V_3)$. Here V_2 is supported by a pn junction (consisting of p-well region and n^- drift region) which is mainly affected by the N_n and H_t , and V_3 is supported by the oxide-filled trench which is mainly affected by the W_t as shown in Fig. 2(a). Figure 2(c) shows the dependences of $V_{\rm B}$ on $W_{\rm t}$ and $H_{\rm t}$. It can be seen that 50-60 V class breakdown voltages are obtained for the proposed power MOSFET. When $H_{\rm t}$ is one fixed value in the range of $3-6 \,\mu\text{m}$, V_{B} increases

^{*}Supported by the Fundamental Research Funds for the Central Universities (No CDJZR12160003).

 $^{^{**} {\}rm Corresponding\ author.\ Email:\ hushengdong@hotmail.com}$

 $[\]textcircled{O}$ 2012 Chinese Physical Society and IOP Publishing Ltd

with the increasing $W_{\rm t}$ because of a higher V_3 . When $W_{\rm t}$ is one fixed value from 0.3 to 0.7 µm, $V_{\rm B}$ is firstly enhanced with an increased $H_{\rm t}$ (V_2 is enhanced), and finally reaches a saturation value resulting in a saturating V_3 . $V_{\rm B}$ with a $W_{\rm t}$ of 0.3 µm is a straight line because $V_{\rm B}$ is always determined by V_3 , which is irrelevant to $H_{\rm t}$ in the condition of $W_{\rm t} = 0.3$ µm.



Fig. 1. Cross section of the proposed power MOSFET.



Fig. 2. Off-state characteristics of the proposed power MOSFET. (a) The equipotential contours distribution at breakdown for $W_{\rm t} = 0.5\,\mu{\rm m},~H_{\rm t} = 5\,\mu{\rm m},~N_n = 2\times10^{15}\,{\rm cm}^{-3}$ and $N_{\rm sub} = 1\times10^{15}\,{\rm cm}^{-3}$. (b) Dependences of $V_{\rm B}$ on $N_{\rm sub}$ for $W_{\rm t} = 0.5\,\mu{\rm m},~H_{\rm t} = 5\,\mu{\rm m}$, and $N_n = 2\times10^{15}\,{\rm cm}^{-3}$. (c) Dependences of $V_{\rm B}$ on $W_{\rm t}$ and $H_{\rm t}$.

In the on-state (a positive voltage $V_{\rm ds}$ and $V_{\rm gs}$ are applied to the drain and gate, respectively, while the source and substrate are grounded), the introduced interface buried n⁺-layer (low-resistance) shortens the

distance between the channel and n⁺ region at drain side compared with the conventional trench MOS-FET, which will lead to a lower $R_{\text{on,sp}}$ just as shown in Fig. 3(a) (an ultralow $R_{\rm on,sp}$ of $0.17 \,\mathrm{m\Omega \cdot cm^2}$ is obtained). Figure 3(b) is the dependences of $R_{\text{on,sp}}$ on $W_{\rm t}$ and $H_{\rm t}$. It can be seen that $R_{\rm on,sp}$ becomes larger with the increasing $W_{\rm t}$ and $H_{\rm t}$: the increasing $W_{\rm t}$ leads to an increased device pitch cell, and the increasing of H_t leads to an increasing height of low-resistance n^- drift region. For the proposed 50–60 V class power MOSFET, $R_{\text{on,sp}}$ less than $0.35 \,\mathrm{m}\Omega \cdot \mathrm{cm}^2$ is always got. $R_{\rm on,sp}$ versus $V_{\rm B}$ for several power MOSFETs is compared with as shown in Fig. 4. A significantly optimized dependence of $R_{\text{on,sp}}$ on V_{B} is obtained for the proposed power MOSFET in the voltage range of 50-70 V. Because of the electronic potential flows only toward to the source side as shown in Fig. 2(a), the $V_{\rm B}$ of the proposed structure is lower than the conventional trench MOSFET with the same dimensions of the oxide-filled trench.

 Table 1. Device parameters used in the simulation.

-	
Parameter	Value
Length of n ⁻	1.5
drift region, W_n (µm)	
Length of oxide-filled trench,	0207
$W_{\rm t}$ (µm)	0.5-0.7
Thickness of oxide-filled	3-6
trench, $H_{\rm t}$ (µm)	
Thickness of n ⁺ layer	0.5
on the interface, t_{n+} (µm)	
Concentration of n ⁻ drift region,	Need to be optimized
$N_n (\mathrm{cm}^{-3})$	
Concentration of p ⁻ substrate,	$(0.1-1) \times 10^{15}$
$N_{\rm sub} ({\rm cm}^{-3})$	
Concentration of interface n ⁺ -layer,	1 1019
NT (-3)	1×10^{10}



Fig. 3. On-state characteristics of the proposed power MOSFET. (a) The current flowfine contours at $V_{\rm gs} = 15$ V and $V_{\rm ds} = 0.25$ V with the structure parameters of $W_{\rm t} = 0.5 \,\mu{\rm m}$, $H_{\rm t} = 5 \,\mu{\rm m}$, and $N_n = 2.0 \times 10^{15} \,{\rm cm}^{-3}$. (b) Dependences of $R_{\rm on,sp}$ on $W_{\rm t}$ and $H_{\rm t}$.



Fig. 4. Dependences of $R_{\text{on,sp}}$ on V_{B} for several power MOSFETs. $R_{\text{on,sp}}$ is calculated without electrode area for all.

A novel trench power MOSFET is investigated. The low-resistance n⁺-layer buried on the interface in the proposed power MOSFET shortens the motionpath in the high-resistance n⁻ drift region for the carriers in the on-state, and therefore, reduces the $R_{\rm on,sp}$. 50–60 V class $V_{\rm B}$ with $R_{\rm on,sp}$ less than 0.35 m Ω ·cm² is obtained for the proposed power MOSFET.

References

- Zitouni M, Morancho F, Tranduc H et al 1998 International Semiconductor Conference 1 137
- [2] Zitouni M, Morancho F, Rossel P et al 1999 Proc. ISPSD p 73
- [3] Disney D, Chan W, Lam R et al 2008 Proc. ISPSD p 24
- [4] Fujishima N and Salama C A T 1997 Proc. IEDM p 359
- [5] Varadarajan K R, Chow T P, Wang J et al 2007 Proc. ISPSD p 233
- [6] Varadarajan K R, Sinkar A and Chow T P 2006 IEEE Workshop Comput. Power Electron. p 306
- [7] Varadarajan K R, Sinkar A and Chow T P 2007 IEEE Power Electron. Special. ists Conf. p 1013
- [8] Varadarajan K R, Chow T P, Liu R et al 2008 Proc. ISPSD p 119
- [9] Luo X R, Yao G L, Chen X et al 2011 Chin. Phys. B 20 028501-1
- [10] Hu S D, Luo X R, Li Z J et al 2010 Electron. Lett. 46 82
- [11] Hu S D, Zhang B and Li Z J 2011 Int. J. Electron. 98 973
- [12] Hu S D, Zhang L, Luo X R et al 2011 Chin. Phys. Lett. 28 128503
- [13] Hu S D, Luo J, Tan K Z et al 2012 Microelectronics Reliability 52 692
- [14] TMÅ MEDICI 4.2 (Palo Alto CA: Technology Modeling Associates Inc.)
- 15] Tatsuhiko F and Yasushi M 1998 Proc. ISPSD p 423
- [16] Sameer P, Robert P, Takehito T et al 2004 $Proc.\ ISPSD$ p419