Data Convertors Design for Optimization of the DDPL Family

作者：Jia Song^*; Liu Li; Li Xiayu; Wu Fengfeng; Wang Yuan; Zhang Ganggang

来源：IEICE - Transactions on Electronics, 2013, E96C(9): 1195-1200.

DOI：10.1587/transele.E96.C.1195

• convertor
• differential power analysis (DPA)
• information security
• delay-based dual-rail precharge logic (DDPL)
• low power

Information security has been seriously threatened by the differential power analysis (DPA). Delay-based dual-rail precharge logic (DDPL) is an effective solution to resist these attacks. However, conventional DDPL convertors have some shortcomings. In this paper, we propose improved convertor pairs based on dynamic logic and a sense amplifier (SA). Compared with the reference CMOS-to-DDPL convertor, our scheme could save 69% power consumption. As to the comparison of DDPL-to-CMOS convertor, the speed and power performances could be improved by 39% and 54%, respectively.

• 出版日期2013-9
• 单位北京大学