An all-digital reused-SAR delay-locked loop with adjustable duty cycle

作者：Lin Wei Ming^*; Liu Shen Luan

来源：3rd IEEE Asian Solid-State Circuits Conference, 2007-11-12 to 2007-11-14.

An all-digital delay-locked loop (DLL) with multiple outputs and adjustable duty cycle is presented by using the reused successive approximation register (SAR). This DLL provides the multiple synchronous clocks with independently adjustable duty cycles. The proposed reused SAR is similar to a conventional SAR, but it saves a lot of area. The clock duty cycle is adjusted by a 5-bit coarse code and a 2-bit fine code shared each other. This DLL has been fabricated in a CMOS 0.18 mu m technology. The measured input frequency is from 300MHz to 800MHz. The measured peak-to-peak jitter is 9.78ps at 800MHz. The power consumption of this DLL with one output clock is 2.7mW at 800MHz. The maximum duty cycle variation at 300MHz is less than 1%. The area of this DLL is 0.054mm(2).

• 出版日期2007
• 单位中国科学院电工研究所