A hierarchical multiplier-free architecture for HEVC transform

作者：Fan, Chunxiao; Li, Fu^*; Shi, Guangming; Niu, Yi; Qi, Fei; Xie, Xuemei; Jiao, Dandan

来源：Multimedia Tools and Applications, 2017, 76(1): 997-1015.

DOI：10.1007/s11042-015-3114-3

• DCT
• HEVC
• Multiplier-free
• Transform coding

In spite of high decorrelation performance, the large block size of transform coding in High Efficiency Video Coding (HEVC) brings about undesirable complexity in hardware design. The heaviest burden in HEVC transform implementation is the large quantity of multiplications. In this paper, we propose a novel hierarchical multiplier-free architecture for HEVC transform, which can achieve a multiplier-free partial butterfly combined with matrix multiplications (PBMM) architecture based on vector decomposition (VD-PBMM). In the proposed architecture, the complicate matrix multiplication in PBMM is achieved by several simple stages to simplify its VLSI realization. Each stage only involves additions and multiplications with power of two which can be achieved by shifters and adders. In addition, the new architecture can balance the distribution of adders to improve the system frequency. The proposed architecture has been evaluated with TSMC 0.13um CMOS technology. The relative system can run at 400 MHz with 92 K logic gates, which is about half of the PBMM method when the latency is 8. The proposed architecture can achieve the transform without any performance loss compared with the standard, and it is suitable for the hardware implementation in VLSI design.

• 出版日期2017-1
• 单位西安电子科技大学