A Verification and Analysis Tool Set for Embedded System Design

作者:Nakamura Yuichi*
来源:IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, 2011, E94A(12): 2788-2793.
DOI:10.1587/transfun.E94.A.2788

摘要

This paper presents a verification and analysis tool set for embedded systems. Recently, the development scale of embedded systems has been increasing since they are used for mobile systems, automobile platforms, and various consumer systems with rich functionality. This has increased the amount of time and cost needed to develop them. Consequently, it is very important to develop tools to reduce development time and cost. This paper describes a tool set consisting of three tools to enhance the efficiency of embedded system design. The first tool is an integrated tool platform. The second is a remote debugging system. The third is a clock-accurate verification system based on a field-programmable gate array (FPGA) for custom embedded systems. This tool set promises to significantly reduce the time and cost needed to develop embedded systems.

  • 出版日期2011-12

全文