A Failure Prediction Strategy for Transistor Aging

作者：Yi Hyunbean^*; Yoneda Tomokazu; Inoue Michiko; Sato Yasuo; Kajihara Seiji; Fujiwara Hideo

来源：IEEE Transactions on Very Large Scale Integration Systems, 2012, 20(11): 1951-1959.

DOI：10.1109/TVLSI.2011.2165304

• Design for testability
• reliability
• testing VLSI

This paper presents a novel failure prediction technique that is applicable for system-on-chips (SoCs). Highly reliable systems such as automobiles, aircrafts, or medical equipments would not allow any interruptive erroneous responses during system operations, which might result in catastrophes. Therefore, we propose a failure prediction technique that can be applied during an idle time when a system is not working, such as power-on/-off time. To achieve high reliability in the field, the proposed technique should take into consideration various types of aging mechanisms and the testing environment of voltage and temperature which is uncontrollable in the field. Therefore, we propose: 1) an accurate delay measurement technique considering the variation due to voltage and temperature and 2) an adaptive test scheduling that gives more test chances to more probable degrading parts. Experimental results show the required memory space and area cost for implementing the proposed technique.

• 出版日期2012-11