Design of Sequential Elements for Low Power Clocking System

作者：Zhao Peiyi^*; McNeely Jason; Kuang Weidong; Wang Nan; Wang Zhongfeng

来源：IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(5): 914-918.

DOI：10.1109/TVLSI.2009.2038705

• Flip-flop
• low power

Power consumption is a major bottleneck of system performance and is listed as one of the top three challenges in International Technology Roadmap for Semiconductor 2008. In practice, a large portion of the on chip power is consumed by the clock system which is made of the clock distribution network and flop-flops. In this paper, various design techniques for a low power clocking system are surveyed. Among them is an effective way to reduce capacity of the clock load by minimizing number of clocked transistors. To approach this, we propose a novel clocked pair shared flip-flop which reduces the number of local clocked transistors by approximately 40%. A 24% reduction of clock driving power is achieved. In addition, low swing and double edge clocking, can be easily incorporated into the new flip-flop to build clocking systems.

• 出版日期2011-5