A New Simulator Based on Multi Core Processor with Improved Sense Amplifier

作者：Sakthivel Erulappan^*; Malathi Veluchamy; Arunraja Muruganantham

来源：Journal of Circuits, Systems, and Computers, 2015, 24(9): 1550141.

DOI：10.1142/S0218126615501418

• Simulator
• double tail sense amplifier (DTSA)
• network-on-chip

In recent days, network-on-chip (NoC) researchers focus mainly on the area reduction and low power consumption both in architectural and algorithmic approach. To achieve low power and high performance in NoC architecture, sense amplifiers (SAs) introduced which can consume less power under various traffic conditions. In order to analyze the performance of architectural NoC design before fabrication level, the new simulator is developed based on multi core processor with improved sense amplifier (MCPSA) in this work. The MCPSA simulator provides user, the flexibility of incorporating various traffic configurations and routing algorithm with user reconfigurable option. In addition, the different SA model can be put into the simulation in plug and play manner for evaluation. The NoC case studies are presented to demonstrate the NoC architecture with double tail sense amplifier (DTSA) and modified-DTSA (M-DTSA) design. The performance metric such as delay, data rate and power consumption is evaluated. The main idea of this new simulator is to interface multisim environment (MSE) into a NoC environment for validating any DTSA.

• 出版日期2015-10