An Energy- and Area-Efficient Approximate Ternary Adder Based on CNTFET Switching Logic

作者：Bastani Narges Hajizadeh; Moaiyeri Mohammad Hossein; Navi Keivan^*

来源：Circuits, Systems, and Signal Processing, 2018, 37(5): 1863-1883.

DOI：10.1007/s00034-017-0627-1

• Approximate computing
• Multiple-valued logic
• Ternary logic
• Carbon nanotube field effect transistor
• Switching logic
• Nanotechnology

Nowadays, portable multimedia devices have been widely used in low-power structures. Additionally, using approximate computing and multiple-valued logic (MVL) can lead to lower power consumption. Carbon nanotube field effect transistor (CNTFET), with a determinable threshold voltage, is an appropriate choice for designing MVL circuits. In this study, a new approximate ternary full adder is presented based on CNTFET switching logic with the aim of reducing area and energy consumption. The results obtained by the Synopsys HSPICE simulator with the Stanford 32 nm CNTFET technology show that the average power consumption, delay, and energy consumption of the proposed designs are significantly lower than the other conventional and state-of-the-art CNTFET-based ternary circuits. In addition, the proposed ternary full adder is applied to reduce the steps of a ternary multiplier structure and some important metrics such as normalized error distance and energy-error trade-off are calculated to evaluate the efficiency of the proposed circuits. The layout of the proposed design is also plotted to estimate area consumption. Moreover, the approximate design is used for image processing applications such as image multiplying and image blending and the results are accordingly compared with the exact outputs. Similarly, the evaluated peak signal-to-noise ratio and mean structural similarity index metric indicate that the proposed approximate full adder has a proper accuracy for image processing applications.

• 出版日期2018-5