A 2:1 switched-capacitor DC-DC converter for low power circuits

作者:Ghiasi Reza Rikhtegar*; Sahafi Ali; Geshlaghi Jafar Sobhi; Kouzekanani Ziaeddin Daei
来源:Analog Integrated Circuits and Signal Processing, 2015, 84(2): 215-222.
DOI:10.1007/s10470-015-0551-x

摘要

This paper presents a 2:1 low power switched-capacitor DC-DC converter designed in nm Standard CMOS technology. The converter operates from V input and delivers a V power supply with mA load current. Simplicity and power efficiency improvement is the main goal of this design. The achieved efficiency of the converter is more than . Also, high power efficiency, high current delivery, small size, low output voltage ripples are some main properties of the proposed DC-DC converters. The converter occupies about an area of mm. Besides, switching frequency of the switched-capacitor DC-DC converter has been increased to reduce output voltage ripples. Maximum output voltage ripple is about mV. Power saving in gate driver stage is the method used in this design to improve the power efficiency. Also, a little changes applied in non-overlapping clock signal generator to gain a better power efficiency. During the design procedure, the main power loss sources have been explained and their solutions have been presented.

  • 出版日期2015-8

全文