Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes

作者：Verma Naveen^*

来源：IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(9): 1695-1703.

DOI：10.1109/TVLSI.2010.2055906

• CMOS memory circuits
• data-retention voltage
• energy minimization
• power-aware computing
• SRAM

Computational requirements in highly energy constrained applications are driving the need for ultra-low-power processors. In such devices SRAMs pose a primary energy limitation. This paper analyzes SRAM energy in practical applications using state-of-the-art power-management techniques. The design targets and array biasing for energy minimization are developed. Compared with generic logic, these are characterized by the important difference that SRAMs generally need to retain data. This restricts the use of power-gating for leakage elimination, and thus this paper considers the application of low-leakage data-retention biasing during the idle-mode. The resulting energy tradeoffs have important distinctions, and these are analyzed in the presence of practical variation levels.

• 出版日期2011-9