A 10-Bit 5 MS/s VCO-SAR ADC in 0.18-mu m CMOS

作者：Xie, Yi; Liang, Yuhua; Liu, Maliang; Liu, Shubin; Zhu, Zhangming^*

来源：IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66(1): 26-30.

DOI：10.1109/TCSII.2018.2833866

• Analog-to-digital converter (ADC)
• successive approximation register (SAR)
• voltage-controlled oscillator (VCO)
• hybrid ADC

This brief presents a 10-bit 5 MS/s hybrid analog-to-digital converter (ADC) combining successive approximation register (SAR) with voltage-controlled oscillator (VCO) in 0.18-mu m CMOS. Non-ideal factors from practical circuit implementations are theoretically considered and modeled in Simulink. To improve the linearity and the reliability of the bootstrapped switch circuit, the body-effect compensation is adopted. The asynchronous clock generation circuit with a variable-time control cell is presented, which optimizes the DAC settling time of the MSB DAC and LSB DAC in an SAR conversion. Verilog codes and a standard digital library make it possible to synthesize the most parts of the VCO-based Nyquist ADC, greatly reducing the design costs. At Nyquist input frequency and a 5 MS/s sampling rate, a signal-to-noise and distortion ratio of 56.7 dB and a spurious-free dynamic range of 72.2 dB are achieved, respectively. The core occupies 450 mu m x 280 mu m.

• 出版日期2019-1
• 单位西安电子科技大学