科研之友
微信
新浪微博
Facebook
分享链接
摘要
A novel redundant binary-to-natural binary converter circuit is proposed which is used in the final addition stage of parallel multipliers. Use of this circuit in the final adder stage proves to be 17% faster than carry-look-ahead implementation. We used this algorithm in such a way that no redundant binary adder is required in compressing partial product rows. Only the natural 4: 2 compressor circuits are used.
- 出版日期2011
