A Linear-Logarithmic CMOS Image Sensor With Pixel-FPN Reduction and Tunable Response Curve

作者：Chou Wei Fan^*; Yeh Shang Fu; Chiu Chin Fong; Hsieh Chih Cheng

来源：IEEE Sensors Journal, 2014, 14(5): 1625-1632.

DOI：10.1109/JSEN.2013.2294740

• CMOS image sensor (CIS)
• high dynamic range (DR)
• linear-logarithmic response (Lin-Log)
• pixel fixed pattern noise (PFPN)

This paper presents a high dynamic range (DR) linear-logarithmic (Lin-Log) CMOS image sensor (CIS) pixel with threshold voltage cancellation technique for pixel fixed pattern noise (PFPN) reduction. A tunable pixel response curve was applied for different environments. To avoid the gain loss of source follower in conventional APS structure, a column shared-amplifier with programmable gain was also applied. A prototype high DR Lin-Log CIS chip consisting of 100 x 100 5-T pixel array with n+/p-sub photodiode, a pixel area of 6 x 6 mu m(2), and 3.3 V operation was designed and fabricated in TSMC 0.18 mu m CMOS 1P6M standard process. The measured results achieved a DR of 143 dB, a PFPN related to sensitivity in logarithmic response (rms/log-sensitivity) of 1.96%, and a PFPN related to full-swing in logarithmic response (rms/Vlog-swing) of 0.45%. Linear and logarithmic sensitivity were 651 mV/lux-s and 55 mV per decade of illumination, respectively, at 50 fps. The temporal noise and power consumption were 0.746 mV(rms) and 1.88 mW, respectively.

• 出版日期2014-5
• 单位清华大学