Direct Neural-Network Hardware-Implementation Algorithm

作者：Dinu Andrei^*; Cirstea Marcian N; Cirstea Silvia E

来源：IEEE Transactions on Industrial Electronics, 2010, 57(5): 1845-1848.

DOI：10.1109/TIE.2009.2033097

• Field-programmable gate array (FPGA)
• hardware implementation
• neural networks

An algorithm for compact neural- network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating an optimized very high speed integrated circuit hardware description language code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.

• 出版日期2010-5