Area-efficient reed-solomon decoder for 10 Gbps satellite communication

作者：Zhang, Botao^*; Liu, Hengzhu; Yang, Xianqiang

来源：IEICE Electronics Express, 2011, 8(13): 1001-1007.

DOI：10.1587/elex.8.1001

• Reed-Solomon decoder
• area-efficient
• pipeline-balancing

This paper propose an area-efficient pipeline-balancing Reed-Solomon decoder for 10 Gbps satellite communication. The proposed RS (244,212) is based on TD-iBM Key Equation Solver architecture, and Fixed-Factor Syndrome Computation & Chien Search. The decoder is implemented and verified in FPGA, and can work at 178MHz in Virtex2P. Thus a 8-channel FPGA implementation can be used for 10 Gbps satellite communication systems. Additionally, the decoder is also synthesized in Chartered 90 nm CMOS technology, and compared with previous decoders. The results show the decoder is more area-efficient than previous decoders. Meanwhile, by using this CMOS technology, the decoder can be clocked at about 1350 MHz, so a single-channel ASIC implementation can meet the requirement of 10 Gbps satellite communication.

• 出版日期2011-7-10
• 单位中国空间技术研究院; 中国人民解放军国防科学技术大学