A high-resolution time-to-digital converter using a three-level resolution

作者：Dehghani Asma; Saneei Mohsen; Mahani Ali^*

来源：International Journal of Electronics, 2016, 103(8): 1248-1261.

DOI：10.1080/00207217.2015.1092599

• Tree-level resolutions VDL
• vernier delay line
• time-to-digital converter
• TDC

In this article, a three-level resolution Vernier delay line time-to-digital converter (TDC) was proposed. The proposed TDC core was based on the pseudo-differential digital architecture that made it insensitive to nMOS and pMOS transistor mismatches. It also employed a Vernier delay line (VDL) in conjunction with an asynchronous read-out circuitry. The time interval resolution was equal to the difference of delay between buffers of upper and lower chains. Then, via the extra chain included in the lower delay line, resolution was controlled and power consumption was reduced. This method led to high resolution and low power consumption. The measurement results of TDC showed a resolution of 4.5 ps, 12-bit output dynamic range, and integral nonlinearity of 1.5 least significant bits. This TDC achieved the consumption of 68.43 mu W from 1.1-V supply.

• 出版日期2016-8