摘要

In order to reduce test power for scan operation, a scan cell and test vector reordering algorithm and corresponding hardware architecture is proposed in this paper Experiments on ISCAS89 benchmark show that the proposed method is rather effective in reducing test power and the hardware overhead is reasonable acceptable.