An ultra-low power CMOS DC-DC buck converter with double-chain digital PWM technique

作者：Kumar Sandeep; Choi Jinwong; Song Hanjung^*

来源：Analog Integrated Circuits and Signal Processing, 2017, 92(1): 141-149.

DOI：10.1007/s10470-017-0983-6

• Digital pulse width modulation (DPWM)
• Digital controller
• Buck voltage
• Delay line
• DC-DC converter

In present-day integrated digital circuits are become attractive choice for the DC-DC buck converters. This paper proposes a novel approach of CMOS DC-DC buck converter with double-chain digital pulse width modulation (PWM) for ultra-low power applications. The proposed digital PWM architecture consists of double delay lines which is to reduce power consumption and improves ripple voltage with the resolution. An algorithm is proposed that describes the operation of digital PWM. The double chain digital PWM is implemented and analyzed in cadence platform using commercial 180 nm TSMC design kit. The promising results reveals that the power consumption is reduces up to 1.16 A mu W with occupies less area under the operating frequency of 100 kHz. The DC-DC buck converter with proposed PWM achieves peak efficiency of 92.6% including a load current range of 4-10 mA. This proposed digital PWM method demonstrates its ability to minimize the ripple voltage by 49% and enables to DC-DC converter for compose in a compact chip area as compared to conventional converters. Measured and Simulated power efficiency are made good agreement with each other.

• 出版日期2017-7