A multiple frequency clock generator using wide operation frequency range phase interpolator

作者：Yang Wei Bin^*; Wang Chi Hsiung; Yeh Sheng Shih; Liao Chao Cheng

来源：Microelectronics Journal, 2013, 44(8): 688-695.

DOI：10.1016/j.mejo.2013.04.004

• Delay-time-adjustment
• Duty cycle
• Multiple frequency
• Phase interpolator
• Voltage-controlled oscillator

This paper presents a multiple frequency clock generator that is composed of the wide operation frequency range phase interpolator and the phase combiner. The wide operation frequency range phase interpolator is developed using a delay-time-adjustment phase interpolator (DTAPI) circuit with various oscillation frequencies for different clock domain applications. The phase combiner generates multiple clock frequencies through various phase combination inputs generated by the preceding proposed phase interpolators. The varying output transition delay time of the proposed DTAPI is the result of the various oscillation frequencies of the voltage-controlled oscillator. The test chip was fabricated in a 0.18 mu m CMOS process with a 1.8 V supply voltage. The measured phase noise and power dissipation are -87.28 dBc/Hz at 1 MHz offset frequency from 88.8 MHz and 1.32 mW, -77.47 dBc/Hz and 2.06 mW from 797.8 MHz, respectively. The duty cycle error rate of the output clock frequency is less than 1.5%.

• 出版日期2013-8