Timing Jitter and Modulation Profile Extraction for Spread-Spectrum Clocks

作者：Hsu Jenchien^*; Su Chauchin

来源：IEEE Transactions on Instrumentation and Measurement, 2010, 59(4): 847-856.

DOI：10.1109/TIM.2009.2025992

• Analog testing
• built-in self test
• jitter
• jitter measurement
• phase-locked loop (PLL)
• spread-spectrum clock (SSCs)

This paper presents a built-in jitter measurement approach for measuring the timing jitter of spread-spectrum clocks (SSCs) and a jitter estimation method for validating the approach. Because of the lack of dedicated measurement instruments for SSC timing jitter measurement, the jitter estimation method is proposed to correlate SSC and non-SSC jitter. A 1.2-GHz eight-phase SSC generator with the jitter measurement circuit is designed and fabricated using the 0.18-mu m complementary metal-oxide semiconductor technology. The measured results are validated by the proposed estimation method, which is the key contribution of this paper. The experimental results show that the proposed built-in measurement approach has an error of less than 0.0026 UI.

• 出版日期2010-4