A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit

作者：Verbeke Marijn^*; Rombouts Pieter; Ramon Hannes; Moeneclaey Bart; Yin Xin; Bauwelinck Johan; Torfs Guy

来源：IEEE Journal of Solid-State Circuits, 2018, 53(2): 470-483.

DOI：10.1109/JSSC.2017.2755690

• All-digital clock and data recovery (AD-CDR)
• digital controlled oscillator (DCO)
• digital loop filter (DLF)
• Inverse Alexander phase detector (PD)
• subsampling
• synthesis

Recently, there has been a strong drive to replace established analog circuits for multi-gigabit clock and data recovery (CDR) by more digital solutions. We focused on phase locked loop-based all-digital CDR (AD-CDR) techniques which contain a digital loop filter (DLF) and a digital controlled oscillator (DCO) and pushed the digital integration up to a level where our DLF is entirely synthesized. To enable this, we found that extensive subsampling can be used to decrease the speed of the DLF while maintaining a good operation. Additionally, an Inverse Alexander phase detector and a 5.5-bit resolution DCO complete the AD-CDR architecture. As a result of the low complexity and digital architecture, the AD-CDR occupies a compact active chip area of 0.050 mm(2) and consumes only 46 mW at 25 Gb/s. This is the smallest area and the lowest power consumption compared with the state-of-the-art. In addition, our implementation is highly tunable due to the synthesized logic, and supports a wide operating range (12.5-25 Gb/s), which is a significantly larger range compared with the previous work. Finally, thanks to our digital architecture, the power dissipation decreases linearly while moving to the lower speeds of our operating range. This is in contrast with the most prior work, making our design truly adaptive.

• 出版日期2018-2