A Metric for Identifying Detectable Path Delay Faults

作者：Pomeranz Irith^*

来源：IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31(11): 1734-1742.

DOI：10.1109/TCAD.2012.2201482

• Path delay faults
• path selection
• test generation
• transition faults

Path delay faults are used for modeling small delay defects. Due to the large numbers of paths and the large numbers of undetectable path delay faults, test generation procedures for path delay faults use path selection procedures and procedures for the identification of undetectable faults to facilitate test generation. To complement these procedures, this paper describes a metric for assessing the likelihood that a path delay fault is detectable. Path selection procedures should prefer such faults in order to yield sets of target faults that are detectable even if not all the undetectable faults are identified prior to test generation. The metric is defined such that it allows all the path delay faults with the same value of the metric (the same likelihood of being detectable) to be enumerated together. The metric is computed based on the numbers of detections of transition faults under a test set for such faults, and requires N-detection fault simulation of transition faults for a sufficiently large value of N. The results of test generation for path delay faults confirm that faults with higher values of the metric are more likely to be detectable.

• 出版日期2012-11