A novel architecture for low voltage-low power DLL-based frequency multipliers

作者：Gholami M^*; Ardeshir Gh; Ghonoodi H

来源：IEICE Electronics Express, 2011, 8(11): 859-865.

DOI：10.1587/elex.8.859

• DLL
• big multiplication
• parallel architecture
• frequency multiplier
• Jitter

New architecture for a DLL based frequency multiplier for wireless transceivers presents in this paper. This architecture has the advantages of occupying low area, low power, low voltage and low phase noise. Also good stability can be obtained in this design. This structure also can be used for generating big multiples of reference frequency. The proposed circuit can operate at a substantially low supply voltage. The circuit level and system level designs are presented. Also power consumption trade-offs are reported. Simulation results confirm the analytical predictions. The proposed DLL-based frequency multiplier is implemented in a 0.13um CMOS Technology.

• 出版日期2011-6-10