A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core

作者：Inoue Kazuki^*; Zhao Qian; Okamoto Yasuhiro; Yosho Hiroki; Amagasaki Motoki; Iida Masahiro; Sueyoshi Toshinori

来源：ACM Transactions on Reconfigurable Technology and Systems, 2010, 4(1): 5.

DOI：10.1145/1857927.1857932

• Design
• Performance
• Reconfigurable IP
• fine-grain
• coarse-grain
• routing architecture

In the present study, we investigate the use of reconfigurable logic devices (RLDs) as intellectual properties (IPs) for system on a chip (SoC). Using RLDs, SoCs can achieve both high performance and high flexibility. However, conventional RLDs have problems related to performance, area, and power consumption. In order to resolve these problems, we investigated the features of RLD architecture. RLDs are classified into fine-grained and coarse-grained devices based on their architecture. Generally, the granularity of an RLD is limited to either type, which means that a device can only achieve high performance in applications that are suited to its architecture. Therefore, we propose a variable-grain logic cell (VGLC) architecture that can overcome the trade-off between fine-grained and coarse-grained architectures, which are required for the implementation of random and arithmetic logics, respectively. The VGLC is based on a 4-bit adder including configuration bits, which can perform arithmetic and random logic operations unlike the LUT. In the present paper, a local interconnection architecture for the VGLC is proposed. Several types of local interconnections composed of different crossbars are compared, and the trade-off between hardware resources and flexibility is discussed. Using local interconnection, the routing area is reduced by a maximum of 49%.

• 出版日期2010-12