Analysis of Performance and Implementation Complexity of Simplified Algorithms for Decoding Low-Density Parity-Check codes

作者：Chandrasetty Vikram Arkalgud^*; Aziz Syed Mahfuzul

来源：Globecom Workshops, 2010-12-05 to 2010-12-10.

DOI：10.1109/GLOCOMW.2010.5700356

This paper presents a novel technique to significantly reduce the implementation complexity of Low-Density Parity-Check (LDPC) decoders. The proposed technique uses high precision soft messages at the variable nodes but scales down the extrinsic message length, which reduces the number of interconnections between variable and check nodes. It also simplifies the check node operation. The effect on performance and complexity of the decoders due to such simplification is analyzed. A prototype model of the proposed decoders compliant with the WiMax application standard has been implemented and tested on Xilinx Virtex 5 FPGA. The implementation results show that the proposed decoders can achieve significant reduction in hardware complexity with comparable decoding performance to that of Min-Sum algorithm based decoders. The proposed decoders are estimated to achieve an average throughput in the range of 6 - 11 Gbps, even with short code lengths.