High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-mu m CMOS Process

作者：Fathi Amir^*; Khoei Abdollah; Hadidi Khayrollah

来源：Journal of Circuits, Systems, and Computers, 2015, 24(4): 1550048.

DOI：10.1142/S0218126615500486

• Min/max circuits
• voltage comparator
• positive feedback
• fuzzy logic controllers

This paper describes the design of a high speed min/max architecture based on a new current comparator. The main advantage of the proposed circuit which employs a novel preamplifier-latch comparator is the higher operating frequency feature in comparison with previous works. Because the comparator can work in voltage mode, the min/max structure can be redesigned either in voltage or current mode. The designed comparator is refreshed without any external clock. Therefore, it does not degrade the speed performance of proposed min/max structure. These features along with low power consumption qualify the proposed architecture to be widely used in high speed fuzzy logic controllers (FLCs). Post-layout simulation results confirm 3.4 GS/s comparison rate with 9-bit resolution for a 0.9 V peak-to-peak input signal range for the comparator and 800 MHz operating frequency for min/max circuit. The power consumption of whole structure is 912 mu W from a 1.8 V power supply using TSMC 0.18-mu m CMOS technology.

• 出版日期2015-4