科研之友
微信
新浪微博
Facebook
分享链接
摘要
A high-speed low-power rail-to-rail buffer amplifier, which is suitable for liquid crystal display driver applications, is proposed. An offset voltage is intentionally built in the second stage to cut off the transistors of last stage from the output node in the stable state and hence achieve low dc power consumption. The input referred offset voltage due to the built-in offset is very small. The buffer draws little current while static but has a large driving capability while transient. An experimental prototype buffer amplifier implemented in a 0.35-mu m CMOS technology demonstrates that the circuit can operate under a wide power supply range. Quiescent current of 5 mu A is measured. The buffer exhibits the settling time of 1.5 mu s for a voltage swing of 0.1 similar to (VDD - 0.1) V under a 600 pF capacitance load. The area of this buffer is 30 x 98 mu m(2). The measured data show that the proposed output buffer amplifier is very suitable for LCD driver applications.
- 出版日期2011-11
- 单位清华大学
