A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding

作者:Lapotre Vianney*; Murugappa Purushotham; Gogniat Guy; Baghdadi Amer; Huebner Michael; Diguet Jean Philippe
来源:IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(1): 383-387.
DOI:10.1109/TVLSI.2015.2396941

摘要

The multiplication of wireless communication standards is introducing the need of flexible and reconfigurable multistandard baseband receivers. In this context, multiprocessor turbo decoders have been recently developed in order to support the increasing flexibility and throughput requirements of emerging applications. However, these solutions do not sufficiently address reconfiguration performance issues, which can be a limiting factor in the future. This brief presents the design of a reconfigurable multiprocessor architecture for turbo decoding achieving very fast reconfiguration without compromising the decoding performances.

  • 出版日期2016-1
  • 单位Telecom Bretagne

全文