A 12 bit 750 kS/s 0.13 mW Dual-sampling SAR ADC

作者：Abbasizadeh Hamed; Lee Dong Soo; Yoo Sang Sun; Kim Joon Tae; Lee Kang Yoon^*

来源：Journal of Semiconductor Technology and Science, 2016, 16(6): 760-770.

DOI：10.5573/JSTS.2016.16.6.760

• SAR ADC
• Bootstrapped switch
• CDAC
• comparator
• dual-sampling
• energy-efficient

A 12-bit 750 kS/s Dual-Sampling Successive Approximation Register Analog-to-Digital Converter (SAR ADC) technique with reduced Capacitive DAC (CDAC) is presented in this paper. By adopting the Adaptive Power Control (APC) technique for the two-stage latched type comparator and using bootstrap switch, power consumption can be reduced and overall system efficiency can be optimized. Bootstrapped switches also are used to enhance the sampling linearity at a high input frequency. The proposed SAR ADC reduces the average switching energy compared with conventional SAR ADC by adopting reduced the Most Significant Bit (MSB) cycling step with Dual-Sampling of the analog signal. This technique holds the signal at both comparator input asymmetrically in sample mode. Therefore, the MSB can be calculated without consuming any switching energy. The prototype SAR ADC was implemented in 0.18-mu m CMOS technology and occupies 0.728 mm(2). The measurement results show the proposed ADC achieves an Effective Number-of-Bits (ENOB) of 10.73 at a sampling frequency of 750 kS/s and clock frequency of 25 MHz. It consumes only 0.13 mW from a 5.0-V supply and achieves the INL and DNL of +2.78/-2.45 LSB and +0.36/-0.73 LSB respectively, SINAD of 66.35 dB, and a Figures-of-Merit (FoM) of a 102 fJ/conversion-step.

• 出版日期2016-12