A Microcoded Kernel Recursive Least Squares Processor Using FPGA Technology

作者：Pang, Yeyong^*; Wang, Shaojun; Peng, Yu; Peng, Xiyuan; Fraser, Nicholas J.; Leong, Philip H. W.

来源：ACM Transactions on Reconfigurable Technology and Systems, 2016, 10(1): 5.

DOI：10.1145/2950061

• Processors
• Algorithms
• Performance
• Kernel methods
• vector processors
• pipeline
• field-programmable gate array (FPGA)

Kernel methods utilize linear methods in a nonlinear feature space and combine the advantages of both. Online kernel methods, such as kernel recursive least squares (KRLS) and kernel normalized least mean squares (KNLMS), perform nonlinear regression in a recursive manner, with similar computational requirements to linear techniques. In this article, an architecture for a microcoded kernel method accelerator is described, and high-performance implementations of sliding-window KRLS, fixed-budget KRLS, and KNLMS are presented. The architecture utilizes pipelining and vectorization for performance, and microcoding for reusability. The design can be scaled to allow tradeoffs between capacity, performance, and area. The design is compared with a central processing unit (CPU), digital signal processor (DSP), and Altera OpenCL implementations. In different configurations on an Altera Arria 10 device, our SW-KRLS implementation delivers floating-point throughput of approximately 16 GFLOPs, latency of 5.5 mu S, and energy consumption of 10(-4) J, these being improvements over a CPU by factors of 12, 17, and 24, respectively.

• 出版日期2016-12
• 单位哈尔滨工业大学