摘要

A new quadrature voltage controlled oscillator (QVCO) circuit topology is proposed for low-voltage and low-power applications. In the proposed circuit, two oscillators with current-reused structure are coupled to each other by two P&N-MOS pairs. In this way, low phase noise quadrature signals are generated with low-voltage and low-power. The simulation is made by Cadence in chartered 0.18 mu m CMOS process. The simulation result shows that the QVCO phase noise is approximately - 117.1 dBc/Hz at 1MHz offset from 1.8 GHz operation frequency. The QVCO dissipates 1.92 mW with a 1.1 V supply voltage.