A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR

作者：Zhao Nan^*; Wei Qi; Yang Huazhong; Wang Hui

来源：Chinese Journal of Semiconductors, 2014, 35(9): 095009.

DOI：10.1088/1674-4926/35/9/095009

• Background calibrations
• Bootstrapped switches
• Gradient errors
• Nonlinearity models
• Pipelined ADCs
• Pipelined analog-to-digital converter
• Pseudorandom sequences
• Spurious free dynamic range

This paper demonstrates a 14-bit 100 MS/s CMOS pipelined analog-to-digital converter (ADC). The nonlinearity model for bootstrapped switches is established to optimize the design parameters of bootstrapped switches, and the calculations based on this model agree well with the measurement results. In order to achieve high linearity, a gradient-mismatch cancelling technique is proposed, which eliminates the first order gradient error of sampling capacitors by combining arrangement of reference control signals and capacitor layout. Fabricated in a 0.18-μm CMOS technology, this ADC occupies 10.16-mm2area. With statistics-based background calibration of finite opamp gain in the first stage, the ADC achieves 83.5-dB spurious free dynamic range and 63.7-dB signalto- noise-and distortion ratio respectively, and consumes 393 mW power with a supply voltage of 2 V.

• 出版日期2014
• 单位清华大学