Dynamic Reference Scheme with Improved Read Voltage Margin for Compensating Cell-position and Background-pattern Dependencies in Pure Memristor Array

作者：Shin SangHak; Byeon Sang Don; Song Jeasang; Son Ngoc Truong; Mo Hyun Sun; Kim Deajeong; Min Kyeong Sik^*

来源：Journal of Semiconductor Technology and Science, 2015, 15(6): 685-694.

DOI：10.5573/JSTS.2015.15.6.685

• Dynamic reference scheme
• read voltage margin
• cell-position and background-pattern dependencies
• pure memristor array

In this paper, a new dynamic reference scheme is proposed to improve the read voltage margin better than the previous static reference scheme. The proposed dynamic reference scheme can be helpful in compensating not only the background pattern dependence but also the cell position dependence. The proposed dynamic reference is verified by simulating the CMOS-memristor hybrid circuit using the practical CMOS SPICE and memristor Verilog-A models. In the simulation, the percentage read voltage margin is compared between the previous static reference scheme and the new dynamic reference scheme. Assuming that the critical percentage of read voltage margin is 5%, the memristor array size with the dynamic scheme can be larger by 60%, compared to the array size with the static one. In addition, for the array size of 64 x 64, the interconnect resistance in the array with the dynamic scheme can be increased by 30% than the static reference one. For the array size of 128 x 128, the interconnect resistance with the proposed scheme can be improved by 38% than the previous static one, allowing more margin on the variation of interconnect resistance.

• 出版日期2015-12