摘要
This paper aims to develop a method to determine the impact of within-die variation in transistors on circuit timing, separately from die-to-die variation. To do this, we find a set of corners that detect all critical paths due to within-die variation. Hence, a finite number of simulations is used to explore the impact within-die variation.
- 出版日期2011-8