A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs

作者：Yamamoto Kentaro^*; Carusone Anthony Chan

来源：IEEE Journal of Solid-State Circuits, 2012, 47(8): 1866-1883.

DOI：10.1109/JSSC.2012.2196732

• ADC
• CBSC
• delta-sigma modulator
• DCBOTA
• dynamic comparator
• switched capacitor
• ZCBC

A dynamic comparator-based OTA is introduced as a replacement for a conventional OTA. It performs charge transfer in a switched-capacitor circuit by repeatedly evaluating the polarity of the differential input using a dynamic clocked comparator and injecting current pulses at the output to move the input voltage toward zero. The amplitude of the current pulse is reduced each time the input voltage crosses zero to provide fast but accurate settling of the output voltage. Dynamic comparator-based OTAs are applied to the design of a 1-1-1-1 MASH delta-sigma modulator. The 65-nm CMOS prototype achieves a 70.4 dB peak SNDR over a 2.5-MHz bandwidth while consuming 3.73 mW from a 1.2-V supply. The 276-fJ/conv-step FoM represents a four times improvement over previously-reported delta-sigma modulators using zero-crossing-based circuits or comparator-based switched capacitors. Because of the dynamic operation of the OTAs and discrete-time delta-sigma modulator architecture, both bandwidth and power consumption linearly scale with the sampling frequency without any reconfiguration of the modulator.

• 出版日期2012-8