An Event-Based Neural Network Architecture With an Asynchronous Programmable Synaptic Memory

作者：Moradi Saber^*; Indiveri Giacomo

来源：IEEE Transactions on Biomedical Circuits and Systems, 2014, 8(1): 98-107.

DOI：10.1109/TBCAS.2013.2255873

• Address event representation (AER)
• analog/digital
• asynchronous
• circuit
• event-based
• learning
• neural network
• neuromorphic
• programmable weights
• real-time
• sensory-motor
• silicon neuron
• silicon synapse
• spike-timing dependent plasticity (STDP)
• spiking
• static random access memory (SRAM)
• synaptic dynamics
• very large scale integration (VLSI)

We present a hybrid analog/digital very large scale integration (VLSI) implementation of a spiking neural network with programmable synaptic weights. The synaptic weight values are stored in an asynchronous Static Random Access Memory (SRAM) module, which is interfaced to a fast current-mode event-driven DAC for producing synaptic currents with the appropriate amplitude values. These currents are further integrated by current-mode integrator synapses to produce biophysically realistic temporal dynamics. The synapse output currents are then integrated by compact and efficient integrate and fire silicon neuron circuits with spike-frequency adaptation and adjustable refractory period and spike-reset voltage settings. The fabricated chip comprises a total of 32 x 32 SRAM cells, 4 x 32 synapse circuits and 32 x 1 silicon neurons. It acts as a transceiver, receiving asynchronous events in input, performing neural computation with hybrid analog/digital circuits on the input spikes, and eventually producing digital asynchronous events in output. Input, output, and synaptic weight values are transmitted to/from the chip using a common communication protocol based on the Address Event Representation (AER). Using this representation it is possible to interface the device to a workstation or a micro-controller and explore the effect of different types of Spike-Timing Dependent Plasticity (STDP) learning algorithms for updating the synaptic weights values in the SRAM module. We present experimental results demonstrating the correct operation of all the circuits present on the chip.

• 出版日期2014-2