科研之友
微信
新浪微博
Facebook
分享链接
摘要
In this brief, we present an efficient design of a shared architecture to compute two 8-point Daubechies wavelet transforms. The architecture is based on a two-level folded mapping technique that is developed on the factorization and decomposition of transform matrices exploiting the symmetrical structure. The chip occupies a 2.08-mm(2) silicon area, runs at 100 MHz, and consumes 4.51 mW of power in 0.18-mu m CMOS technology.
- 出版日期2010-9
