Dose Map and Placement Co-Optimization for Improved Timing Yield and Leakage Power

作者：Jeong Kwangok; Kahng Andrew B; Park Chul Hong; Yao Hailong^*

来源：IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010, 29(7): 1070-1082.

DOI：10.1109/TCAD.2010.2048397

• Dose map
• leakage power reduction
• placement
• timing yield

In sub-100nm CMOS processes, delay and leakage power reduction continue to be among the most critical design concerns. We propose to exploit the recent availability of fine-grain exposure dose control in the step-and-scan tool to achieve both design-time (placement) and manufacturing-time (yield-aware dose mapping) optimizations of timing yield and leakage power. Our placement and dose map co-optimization can improve both timing yield and leakage power of a given design. We formulate the placement-aware dose map optimization as quadratic and quadratic constraint programs which are solved using efficient quadratic program solvers. In this paper, we mainly focus on the placement-aware dose map optimization problem; in the Appendix, we describe a complementary but less impactful dose map-aware placement optimization based on an efficient cell swapping heuristic. Experimental results show noticeable improvements in minimum cycle time without leakage power increase, or in leakage power reduction without degradation of circuit performance.

• 出版日期2010-7