A 0.8ˋV 0.23ˋnW 1.5ˋns Full-Swing Pass-Transistor XOR Gate in 130ˋnm CMOS

作者：Nabihah Ahmad; Rezaul Hasan

来源：Active and Passive Electronic Components, 2013, 2013: 1-6.

DOI：10.1155/2013/148518

A power efficient circuit topology is proposed to implement a low-voltage CMOS 2-input pass-transistor XOR gate. This design aims to minimize power dissipation and reduce transistor count while at the same time reducing the propagation delay. The XOR gate utilizes six transistors to achieve a compact circuit design and was fabricated using the 130ˋnm IBM CMOS process. The performance of the XOR circuit was validated against other XOR gate designs through simulations using the same 130ˋnm CMOS process. The area of the core circuit is only about 56ˋsqˋ﹞ˋ米m with 1.5659ˋns propagation delay and 0.2312ˋnW power dissipation at 0.8ˋV supply voltage. The proposed six-transistor implementation thus compares favorably with other existing XOR gate designs. 1. Introduction Low-power circuits have become a major design forethought with the overwhelming growth of portable applications, particularly, for battery operated hand-held devices. In addition, higher power consumption raises the temperature of the chip which in turn affects the reliability of the devices and circuits [1]. Various low-power techniques have been explored to enhance the basic logic gates such as the XOR gate which influence the overall power consumption in many system-on-chip (SOC) implementations. One of the effective ways to reduce the overall power consumption is by reducing the supply voltage. XOR gate optimization in terms of power, speed, and transistor count has significantly improved the performance of larger and complex circuits. Over the years, various 2-input XOR gate designs have been widely reported to enhance the performance of various applications such as full adder, parity generator, encryption processor, and comparator. Traditional eight-transistor static CMOS XOR gate can operate with full output swing but with the drawback of power dissipation and transistor count [2]. On the other hand, XOR circuit based on the transmission gate [3] is used to overcome the signal degradation caused by the PMOS and NMOS devices in pass-transistor logic. However, it has the drawback of the loss of driving capability and requires complementary signals to switch the PMOS and NMOS devices and hence needs more transistors and area. A cross-coupled (CC) XOR gate based on the pass-transistor logic has been reported in [4], which claims to have improved speed and power consumption than the six device pass-transistor XOR gate and works well under a low-voltage regime. A six-transistor XOR gate realized from a modified four-transistor XOR gate by cascading a standard inverter as an output driver can be