A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier

作者：Peng Chunyu^*; Tao Youwu; Lu Wenjuan; Li Zhengping; Ji Xinchun; Yan Jinlong; Chen Junning

来源：IEICE Electronics Express, 2015, 12(5): 20150102-20150102.

DOI：10.1587/elex.12.20150102

• replica bitline
• sense amplifier enable
• timing process-variation
• cycle time

A novel cascade control replica bitline delay (CCRBD) technique has been proposed to reduce timing process-variation of SRAM sense amplifier in this brief. The main idea of this technique is that both replica bitlines (RBLs) are utilized, and one is cascade controlled by the other. Simulation results show that the timing process-variation of this technique decreases by 41.83% compared with conventional strategy. Simultaneously, the cycle time is also reduced by 19% at the supply voltage of 800 mV in TSMC 65 nm technology. Additionally, the area of the proposed scheme is nearly the same as that with conventional replica bitline technique.

• 出版日期2015
• 单位安徽大学; 南京邮电大学