A 0.1-5.0 GHz flexible SDR receiver with digitally assisted calibration in 65 nm CMOS

作者：Zhang, Xinwang; Chen, Zipeng; Gao, Yanqiang; Xu, Yang; Liu, Bingqiao; Yu, Qian; Sun, Yichuang; Wang, Zhihua; Chi, Baoyong^*

来源：MICROELECTRONICS JOURNAL, 2018, 72: 58-73.

DOI：10.1016/j.mejo.2017.12.007

• Wireless receiver
• Soft-defined radio
• Low noise amplifier
• Digitally-assisted calibration
• RF
• CMOS

A 0.1-5.0 GHz flexible software-defined radio (SDR) receiver with digitally assisted calibration is presented, employing a zero-IF/low-IF reconfigurable architecture for both wideband and narrowband applications. The receiver composes of a main-path based on a current-mode mixer for low noise, a high linearity sub-path based on a voltage-mode passive mixer for out-of-band rejection, and a harmonic rejection (HR) path with vector gain calibration. A dual feedback LNA with "8" shape nested inductor structure, a cascode inverter-based TCA with miller feedback compensation, and a class-AB full differential Op-Amp with Miller feed-forward compensation and QFG technique are proposed. Digitally assisted calibration methods for HR, IIP2 and image rejection (IR) are presented to maintain high performance over PVT variations. The presented receiver is implemented in 65 nm CMOS with 5.4 mm(2) core area, consuming 9.6-47.4 mA current under 1.2 V supply. The receiver main path is measured with +5 dB m/+5dBm IB-IIP3/OB-IIP3 and +61dBm IIP2. The sub-path achieves +10 dB m/+18dBm IB-IIP3/OB-IIP3 and +62dBm IIP2, as well as 10 dB RF filtering rejection at 10 MHz offset. The HR-path reaches +13 dB m/+14dBm IB-IIP3/OB-IIP3 and 62/66 dB 3rd/5th-order harmonic rejection with 30-40 dB improvement by the calibration. The measured sensitivity satisfies the requirements of DVB-H, LTE, 802.11 g, and ZigBee.

• 出版日期2018-2
• 单位清华大学