A new low-power 10T SRAM cell with improved read SNM

作者：Pasandi Ghasem^*; Jafari Mohsen; Imani Mohsen

来源：International Journal of Electronics, 2015, 102(10): 1621-1633.

DOI：10.1080/00207217.2014.984642

• static noise margin (SNM)
• SRAM sell
• logic
• low power circuits
• digital electronics

This paper describes the characteristics of a new 10T structure for SRAM cell that works quite well in the sub-threshold region. This new architecture has good characteristics in write and read delay and energy compared with other new structures. This new 10T topology improves read static noise margin (SNM) and write operation speed with respect to other topologies in the same or even lower power consumption. The new topology has at least 13% lower power consumption compared with the best of recent architectures. Its write characteristics also are similar to those of 6T-SRAM, which has improved write delay and energy. The new 10T SRAM cell also consumes lower power compared with other cells. The stacking is used to suppress the standby leakage through the read path. The simulations were performed using HSPICE 2011 in a 16nm bulk CMOS Berkeley predictive technology model (BPTM).

• 出版日期2015-10-3