VMM plus WTA Embedded Classifiers Learning Algorithm Implementable on SoC FPAA Devices

作者：Hasler Jennifer^*; Shah Sahil

来源：IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8(1): 65-76.

DOI：10.1109/JETCAS.2017.2771392

• On-chip learning
• floating-gate circuits
• field programmable learning arrays (FPAA)
• vector-matrix multiplication (VMM)
• winner-take-all (WTA) circuits

This paper presents a learning algorithm for a vector-matrix multiplier (VMM) + k-winner-take-all (WTA) classifier one-layer architecture on a large-scale field programmable analog array (FPAA). The technique enables opportunities for embedded, ultra-low power machine learning, techniques typically considered for large servers. To develop this training algorithm, this paper starts by understanding fundamental equivalent transformations for the VMM + WTA classifier networks. A VMM+WTA structure can exactly compute a self-organizing map (SOM) or vector quantization (VQ) operation, in addition to other transformations. SOM, VQ, and Gaussian mixture models learning concepts are utilized for the training algorithm of this single one-layer network. An on-chip clustering step determines the initial weight set for ideal target and background values. Null symbols are important for the algorithm and are set from midpoints of the target values. The results are shown both as numerical simulation of the VMM+WTA learning network, illustrating some numerical differential equation simulation limitations for this problem, as well as experimental measurements implemented on an system on chip FPAA device.

• 出版日期2018-3