A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

作者：Zhang Chengjun^*; Wang Chunyan; Ahmad M Omair

来源：IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59(8): 1775-1785.

DOI：10.1109/TCSI.2011.2180432

• Computational parallelism
• discrete wavelet transform
• FPGA implementation
• image processing
• multi-resolution filtering
• non-separable approach
• parallel architecture
• pipeline architecture
• real-time processing
• VLSI architecture

In this paper, a scheme for the design of a high-speed pipeline VLSI architecture for the computation of the 2-D discrete wavelet transform (DWT) is proposed. The main focus in the development of the architecture is on providing a high operating frequency and a small number of clock cycles along with an efficient hardware utilization by maximizing the inter-stage and intra-stage computational parallelism for the pipeline. The inter-stage parallelism is enhanced by optimally mapping the computational task of multi decomposition levels to the stages of the pipeline and synchronizing their operations. The intra-stage parallelism is enhanced by dividing the 2-D filtering operation into four subtasks that can be performed independently in parallel and minimizing the delay of the critical path of bit-wise adder networks for performing the filtering operation. To validate the proposed scheme, a circuit is designed, simulated, and implemented in FPGA for the 2-D DWT computation. The results of the implementation show that the circuit is capable of operating with a maximum clock frequency of 134MHz and processing 1022 frames of size 512 512 per second with this operating frequency. It is shown that the performance in terms of the processing speed of the architecture designed based on the proposed scheme is superior to those of the architectures designed using other existing schemes, and it has similar or lower hardware consumption.

• 出版日期2012-8