An FPGA Implementation of Chaotic and Edge Enhanced Error Diffusion

作者：Su Chung Yen^*; Sie You Lin

来源：IEEE Transactions on Consumer Electronics, 2010, 56(3): 1755-1762.

DOI：10.1109/TCE.2010.5606322

• Error diffusion
• digital halftoning
• edge enhancement
• field programmable gate array
• electronic paper

Digital halftoning plays a central role in getting more observable grey-levels for either the innovative electronic paper or other less level devices. The hardware implementation of digital halftoning is, however, seldom fully explored. In this paper, we propose a novel implementation of digital halftoning by means of error diffusion. The proposed scheme not only can perform a new method called chaotic and edge enhanced error diffusion, but also can be reduced to perform the conventional Floyd-Steinberg error diffusion. Best of all, our new scheme can produce halftone images with lower worm-like artifacts and sharper image edges. This scheme is mainly composed of four components: gradient-based edge detection, chaotic threshold generation, edge enhanced quantization, and error diffusion. Each circuit design of the four components is illustrated for the first time. Besides, we demonstrate the hardware performance of our scheme by using a field programmable gate array (FPGA) chip to offer possibly further applications(1).

• 出版日期2010-8