Automated design debugging in a testbench-based verification environment

作者：Dehbashi Mehdi^*; Suelflow Andre; Fey Goerschwin

来源：Microprocessors and Microsystems, 2013, 37(2): 206-217.

DOI：10.1016/j.micpro.2012.09.004

• Automated debugging
• Testbench
• Diagnostic trace

Debugging is one of the major bottlenecks in the current VLSI design process as design size and complexity increase. Efficient automation of debugging procedures helps to reduce debugging time and to increase diagnosis accuracy. This work proposes an approach for automating the design debugging procedures by integrating SAT-based debugging with testbench-based verification. The diagnosis accuracy increases by iterating debugging and counterexample generation, i.e., the total number of fault candidates decreases. The experimental results show that our approach while not requiring a formal specification is as accurate as exact formal debugging in 71% of the experiments.

• 出版日期2013-3