A 5.8-GHz High-Frequency Resolution Digitally Controlled Oscillator Using the Difference Between Inversion and Accumulation Mode Capacitance of pMOS Varactors

作者：Yoo Sang Sun^*; Choi Yong Chang; Song Hong Joo; Park Seung Chan; Park Jeong Ho; Yoo Hyung Joun

来源：IEEE Transactions on Microwave Theory and Techniques, 2011, 59(2): 375-382.

DOI：10.1109/TMTT.2010.2095426

• All-digital phase-locked loop (ADPLL)
• digitally controlled oscillator (DCO)
• digital RF
• phase-locked loop (PLL)
• switching circuits
• varactors
• voltage-controlled oscillator (VCO)

This paper proposes an oppositely coupled varactor pair and reports the measured results for applying to a test digitally controlled oscillator (DCO). The pair exploits the differences between the accumulation region capacitance and inversion region capacitance of pMOS varactors. The novel varactor pairs provide much smaller switchable capacitances than those of other approaches, and hence, the test DCO for verifying the property of the pair achieves the high-frequency resolution. The pairs and test DCO are implemented in a 0.18-mu m CMOS process. The switchable discrete capacitance of 32 aF is obtained by using the novel varactor pairs, and the test DCO has a frequency resolution of about 110 kHz at 5.8 GHz. Furthermore, Delta C of 4-aF and 14-kHz frequency resolution can be obtained through the dithering processes. The test DCO achieves a low phase noise of -117.6 dBc/Hz at 1-MHz offset from 5.8 GHz.

• 出版日期2011-2